Design and characteristics exploration of an InAs-source-based electrostatic doped vertical nanowire TFET

Authors

  • Anjana Bhardwaj Department of ECE, GLA University, Mathura 281406, Uttar Pradesh, India https://orcid.org/0000-0002-3004-3699
  • Amit Das Department of ECE, Indian Institute of Information Technology Guwahati, Guwahati 781015, Assam, India https://orcid.org/0000-0001-9373-4836
  • Shivani Yadav Department of Electronics and Communication Engineering, Krishna Institute of Engineering & Technology (KIET), Ghaziabad 201 206, Uttar Pradesh, India
  • Yuvika Dhillon Department of Electronics and Communication Engineering, School of Engineering and Technology, CGC University, Mohali 140307, Punjab, India

DOI:

https://doi.org/10.56042/ijems.v33i03.23089

Keywords:

Dopingless transistor, Indium Arsenide source, InAs/Si interface, Nanowire transistor, Silvaco TCAD, VNW-TFET

Abstract

In this manuscript, the nanotube structure with vertical architecture and indium arsenide-based source has been proposed.  In the proposed device, the electrostatic doping (ED) has been applied to eliminate the doping ambiguities like expensive thermal budget (ETB) and random dopant fluctuation (RDF). RF and analogue metrics, including transconductance (gm), transfer characteristics (ID–VGS), output conductance (gd), output characteristics (ID–VDS), cut-off frequency (fT), and gate capacitance (CGG), have been utilized to observe the device characteristics. The structural parameters of the device like energy band, potential, electric field, and carrier concentration are also investigated. The InAs-based source electrostatic doped VNW-TFET (InAs-S-ED-VNW-TFET) has shown better performance as compared to the conventional or Si-based source VNW-TFET (Si-S-ED-VNW-TFET) due to its higher mobility, lower bandgap, and lower effective mass, resulting in a higher tunneling rate. With the inclusion of electrostatic doping, uniform doping has been achieved throughout the device. The device has been optimized by achieving a steeper subthreshold slope of 19.8mV/Dec, higher ON current 8.99µA/µm and higher ON/OFF current ratio 1.23X1013.

Downloads

Published

2026-11-11

How to Cite

Design and characteristics exploration of an InAs-source-based electrostatic doped vertical nanowire TFET. (2026). Indian Journal of Engineering and Materials Sciences (IJEMS), 33(03), 306-311. https://doi.org/10.56042/ijems.v33i03.23089

Similar Articles

1-10 of 202

You may also start an advanced similarity search for this article.