

# Fractional Order Mem-Inductor and Mem-Capacitor Mutator using Single DXCCTA

Atul Kumar\* & Bhartendu Chaturvedi

Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida 201 304, India

Received: 2<sup>nd</sup> September 2025; accepted: 9<sup>th</sup> October 2025

The paper introduces new designs for fractional-order mem-element mutators utilizing an active component known as the dual-X current conveyor transconductance amplifier (DXCCTA). These mutators serve as both meminductor and memcapacitor emulators. The proposed designs incorporate just one DXCCTA, one memristor and one fractional-order capacitor which is implemented using a constant phase element. The mem-element mutators can operate in both floating and grounded modes. An extensive analysis of the circuits is presented, addressing ideal, and non-ideal analysis. The theoretical performance of the designed mem-element mutator circuits is validated through SPICE simulations using 0.18  $\mu\text{m}$  technology. The proposed mutator designs demonstrate a high operating frequency (up to 800 kHz), low power consumption (2.5 mW), low operating supply voltages ( $\pm 1.25$  V) and robust performance across variations in process, voltage, and temperature. The non-volatility of the proposed emulators is also tested.

**Keywords:** Analog circuit, DXCCTA, Grounded/ floating structure, Meminductor emulator, Memcapacitor emulator

## 1 Introduction

The mem-elements emulators are getting popular nowadays due to their interesting properties and broader application areas. The increasing need for advanced electronic circuits has led to substantial research focused on the design and emulation of mem-elements, such as meminductors, memcapacitors, and memristors. The memristors are introduced very early. Like memristors, meminductors and memcapacitors are also utilized to store energy in inductive and capacitive forms. Recently, researchers have also explored fractional-order mem-elements, which extend the conventional integer-order models by incorporating fractional calculus. These elements provide enhanced flexibility in modeling complex dynamical behaviors, making them highly suitable for applications requiring precise tuning of memory effects. Fractional-order memristors, memcapacitors, and meminductors have demonstrated improved performance in neuromorphic computing, chaotic systems, and bio-inspired circuits, further broadening the scope of mem-element-based technologies.

The short survey outlines the key elements of numerous mem-element emulator designs from the recent works. These reported designs to emulate meminductors and memcapacitors utilize different

active building blocks (ABBs) and passive components, such as capacitors, resistors, and fractional-order capacitors. The reported structure of individual design whether floating or grounded is also noted, together with the use of multipliers and the order of the elements (fractional or integer). The circuit reported<sup>1-2</sup> utilizes the combination of ABBs. The design<sup>1</sup> uses one voltage differencing inverted buffered amplifier (VDIBA), one operational transconductance amplifier (OTA) along with two capacitors and two MOS transistors. It operates in a floating configuration to emulate an integer-order meminductor. The configuration reported<sup>2</sup> employs one modified voltage differential current conveyor (MVDCC), one OTA, one resistor, and two capacitors. It is designed to emulate an integer-order meminductor in a floating structure. The work<sup>3</sup> employs four OTAs and two capacitors. This design emulates an integer-order meminductor in a grounded structure. Another variant with three OTAs and one second-generation current conveyor (CCII) is used to emulate an integer-order memcapacitor in a grounded structure. The design presented<sup>4</sup> incorporates two voltage differencing current conveyors (VDCCs) and two MOS transistors, with two capacitors. It is capable of emulating both a meminductor and a memcapacitor of integer-order in a floating structure. A single VDCC, one OTA, one resistor, and two

\*Corresponding author: E-mail:atul.nit304@gmail.com

capacitors are used in the circuit<sup>5</sup> to emulate an integer-order memcapacitor in a grounded configuration. This design<sup>6</sup> utilizes two voltage differential transconductance amplifiers (VDTAs) and two capacitors to emulate an integer-order meminductor in a floating structure.<sup>7</sup>, two CCII's and one OTA, along with two resistors and two capacitors, are employed to create a grounded emulator for both an integer-order meminductor and memcapacitor. The configuration<sup>8</sup> features two OTAs and one current differencing buffered amplifier (CDBA) with one capacitor and one fractional-order capacitor. It is used to emulate a fractional-order meminductor in a floating structure. In the design of<sup>9</sup>, two CCII's and one memristor are used with one resistor and one fractional-order capacitor to emulate both a meminductor and a memcapacitor of fractional order in a grounded structure. A similar configuration with three CCII's and one memristor, using two resistors and one fractional-order capacitor, is also used for the same purpose<sup>9</sup>. The work reported<sup>10</sup> features one CBTA and one memristor with one capacitor in a floating setup. It supports both a meminductor and a memcapacitor configuration and it is suitable for integer-order applications. One OTA, one memristor are integrated with one resistor and one capacitor to form a grounded configuration<sup>11</sup>. It provides an integer-order memcapacitor element. The structure<sup>12</sup> employs three AD844 ICs, one memristor with three resistors and one capacitor in a grounded structure, supporting both a meminductor and a memcapacitor elements of integer-order type. The emulator<sup>13</sup> uses four AD844 ICs, one TL084 IC, and one voltage divider (VD) with six resistors and two capacitors to provide a floating structure of meminductor and memcapacitor elements of integer-order type. A voltage differencing differential input buffered amplifier (VD-DIBA) based design of meminductor and memcapacitor emulator using one VD-DIBA, two capacitors and external MOS transistors is reported<sup>14</sup>. A meminductor emulator of integer order type using one OTA, one CCII, one CDBA, one resistor and two capacitors is presented<sup>15</sup>. The structure<sup>16</sup> implements a grounded configuration, supporting both a meminductor and a memcapacitor emulators of fractional order type. It consists of three CCII's, three amplifiers with three resistors and two fractional capacitors. The mem-element emulator<sup>17</sup> incorporates one VDIBA, one current follower (CF), one capacitor and one fractional capacitor in a

grounded setup, supporting a meminductor emulator of fractional-order type. The circuit<sup>18</sup> utilizes three CCII's, three resistors, one capacitor, and one fractional capacitor in a grounded configuration. It supports both a meminductor and a memcapacitor emulators of fractional-order type. The circuit design<sup>19</sup> features two configurations: the first one uses one CCII, one resistor, one capacitor, and one fractional capacitor in a grounded setup, and the other one exploits one OTA and one CCII using the same passive components but in a floating structure. Both structures support a fractional-order memcapacitor emulator.

In this paper, novel mutator designs are proposed that utilize one dual-X current conveyor transconductance amplifier (DXCCTA), one memristor and one fractional-order capacitor. The proposed designs feature a minimal configuration. This approach enables the emulation of both a memcapacitor and a meminductor, offering flexibility for various practical applications. In addition, the emulators can operate in both floating and grounded configurations, further expanding their usability in different circuit environments. The paper offers in-depth analysis, considering the influence of ideal, and non-ideal aspects on the emulator's performance. To validate the theoretical results, SPICE simulations are conducted using 180 nm technology, confirming that the proposed emulators exhibit high frequency response, low power consumption, and reliable performance across variations in process, voltage, and temperature (PVT). By introducing novel and efficient designs for fractional-order mem-element emulation, this research focuses to enrich the abilities of mem-element circuits and deliver practical solutions for applications in emerging technologies. The detailed comparison given in Table 1 showcases the novel aspects of the proposed emulators, which stand out due to their minimal component configuration, along with their ability to emulate fractional-order elements in both floating and grounded modes.

## 2 Fractional Order Mem-Elements

Mem-Elements refer to components in electrical circuits that have memory. Memristors, memcapacitors and meminductors are memory elements where the current or voltage depends not just on the present state, but also on past states. When fractional orders are introduced, they become fractional memristors,

Table 1 — Comparison of the proposed mem-element emulators with other relevant works

Ref.	ABB Used	Passive Components Used	Use of Multiplier	Grounded/ Floating Structure	Mem-ductance type (M <sub>L</sub> /M <sub>C</sub> )	Simultaneous availability of incremental and decremental M <sub>C</sub>	Integer/Fractional Order
[1]	1 VDIBA, 1 OTA, 2 MOS	2C	No	Fl	M <sub>L</sub>	NA	I
[2]	1 MVDCC, 1 OTA	1R, 2C	No	Fl	M <sub>L</sub>	NA	I
[3]	4 OTA	2C	No	Gr	M <sub>L</sub>	NA	I
	3 OTA, 1 CCII	1R, 2C	No	Gr	M <sub>C</sub>	No	I
[4]	2 VDCC, 2 MOS	2C	No	Fl	M <sub>L</sub> , M <sub>C</sub>	No	I
[5]	1 VDCC, 1 OTA	1R, 2C	No	Gr	M <sub>C</sub>	No	I
[6]	2 VDTA	2C	No	Fl	M <sub>L</sub>	No	I
[7]	2 CCII, 1 OTA	2R, 2C	No	Gr	M <sub>L</sub>	NA	I
	2 CCII, 1 OTA	2R, 2C	No	Gr	M <sub>C</sub>	No	I
[8]	2 OTA, 1 CDBA	1C, 1FC	No	Fl	M <sub>L</sub>	NA	F
[9]	2 CCII, 1 Memristor	1R, 1FC	Yes	Gr	M <sub>L</sub> , M <sub>C</sub>	No	F
	3 CCII, 1 Memristor	2R, 1FC	Yes	Gr	M <sub>L</sub> , M <sub>C</sub>	No	F
[10]	1 CBTA, 1 Memristor	1C	Yes	Fl	M <sub>L</sub> , M <sub>C</sub>	No	I
[11]	1 OTA, 1 Memristor	1R, 1C	Yes	Gr	M <sub>C</sub>	No	I
[12]	3 AD844, 1 Memristor	3R, 1C	Yes	Gr	M <sub>L</sub> , M <sub>C</sub>	No	I
[13]	4 AD844, 1 TL084, 1 VD	6R, 2C	No	Fl	M <sub>L</sub> , M <sub>C</sub>	No	I
[14]	1 VD-DIBA	2C	No	Gr	M <sub>L</sub> , M <sub>C</sub>	No	I
[15]	1 OTA, 1 CCII-, 1CDBA	1R, 2C	No	Gr	M <sub>L</sub>	NA	I
[16]	3 CCII, 3 Amplifiers	3R, 2FC	Yes	Gr	M <sub>L</sub> , M <sub>C</sub>	No	F
[17]	1 VDIBA, 1 CF	1C, 1FC	No	Gr	M <sub>L</sub>	NA	F
[18]	3 CCII	3R, 1C, 1FC	Yes	Gr	M <sub>L</sub> , M <sub>C</sub>	No	F
[19] Fig. 8(a)	1 CCII	1R, 1C, 1FC	Yes	Gr	M <sub>C</sub>	No	F
[19] Fig. 9(c)	1 OTA, 1 CCII	1R, 1C, 1FC	Yes	Fl	M <sub>C</sub>	No	F
This Work	1 DXCCTA, 1 Memristor	1FC	No	Fl	M <sub>L</sub> , M <sub>C</sub>	Yes	F

Fl: Floating, Gr: Grounded, I: Integer, F: Fractional, M<sub>L</sub>: Mem-inductance, M<sub>C</sub>: Mem-capacitance

fractional memcapacitors, and fractional meminductors respectively. The expressions of memristance ( $M_R$ ), mem-capacitance ( $M_C$ ) and mem-inductance ( $M_L$ ) of these memory elements are given below.

$$v(t) = M_R(t)i(t) \quad \dots (1)$$

$$v(t) = M_C(t)q(t) \quad \dots (2)$$

$$\varphi(t) = M_L(t)i(t) \quad \dots (3)$$

A direct relationship between  $\varphi(t)$  and  $q(t)$  is defined by a new element called 2<sup>nd</sup> order memristor as given below.

$$\Phi(t) = R_{2M}(t)q(t) \quad \dots (4)$$

A generalized model of fractional order mem-elements named as memfractor is given<sup>20</sup> which can represent all the above expressions by using a single equation as follows:

$$D_t^{\alpha_1} \varphi(t) = F_M^{\alpha_1, \alpha_2}(t) D_t^{\alpha_2} q(t) \quad \dots (5)$$

where  $D_t^\alpha$  is the fractional operator,  $\alpha_1, \alpha_2$  are the real number between 0 and 1, and  $F_M^{\alpha_1, \alpha_2}$  is the

memfractance. For  $\alpha_1 = 1$  and  $\alpha_2 = 1$ , memfractor represents a conventional memristor, for  $\alpha_1 = 1$  and  $\alpha_2 = 0$ , memfractor represents a conventional memcapacitor, for  $\alpha_1 = 0$  and  $\alpha_2 = 1$ , memfractor represents a conventional meminductor and for  $\alpha_1 = 0$  and  $\alpha_2 = 0$ , memfractor represents a conventional second order memristor. A fractional order meminductor is defined as follow.

$$D_t^{\alpha_1} \varphi(t) = F_M^{\alpha_1, 1}(t) i(t) \quad \dots (6)$$

where  $F_M^{\alpha_1, 1}(t) = M_L^{\alpha_1}$  is mem-inductance. A fractional order memcapacitor is defined as follow.

$$v(t) = F_M^{1, \alpha_2}(t) D_t^{\alpha_2} q(t) \quad \dots (7)$$

where  $F_M^{1, \alpha_2}(t) = M_C^{\alpha_2}$  is mem-capacitance.

### 3 Proposed Fractional order Mem-element Mutators

The proposed mem-element mutators are based on active element DXCCTA which is an active

component known for its excellent performance in analog circuits, featuring a combination of OTA and dual-X second-generation current conveyor<sup>21</sup>. Several linear and non-linear applications based on DXCCTA are reported in the literature<sup>21-27</sup>. The circuit diagrams of the proposed mutators realizing fractional order meminductor emulator and memcapacitor emulator are depicted in Fig. 1. It is noted that only one DXCCTA, one memristor and one fractional capacitor are used in the circuit realization of each mutator. In the circuit of meminductor mutator, a floating memristor and a grounded fractional capacitor are used. The circuit of memcapacitor mutator uses a grounded memristor and a floating fractional capacitor. The mutator circuits shown in Fig. 1 implement floating structures of meminductor and memcapacitor. However, if either terminal Z<sub>P</sub> or Z<sub>N</sub> in Fig. 1(a) is grounded while an input is applied to the non-grounded terminal, a grounded structure of the meminductor can be realized. Similarly, a grounded structure of the memcapacitor can be realized, if either terminal X<sub>P</sub> or X<sub>N</sub> in Fig. 1(b) is grounded while an input is applied to the non-grounded terminal. The fractional capacitor used in this paper is realized using Valsa's approximation<sup>28</sup> as shown in Fig. 2. The terminal attributes of DXCCTA are defined as given below.

$$\begin{bmatrix} I_Y \\ V_{XP} \\ V_{XN} \\ I_{ZP} \\ I_{ZN} \\ I_O \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 0 & 0 & 0 \\ -1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & -g_m & g_m & 0 \end{bmatrix} \begin{bmatrix} V_Y \\ I_{XP} \\ I_{XN} \\ V_{ZP} \\ V_{ZN} \\ V_O \end{bmatrix} \quad \dots (8)$$

The transconductance ( $g_m$ ) of the DXCCTA in (8) is expressed as provided below:

$$g_m = \sqrt{KI_B} \quad \dots (9)$$

where,  $K = \mu_n C_{OX} \left(\frac{W}{L}\right)$ . It is observed from (9) that the transconductance ( $g_m$ ) can be adjusted through the bias current,  $I_B$ .

The analysis of the proposed meminductor emulator yields the following input impedance function.

$$Z_{in} = \frac{V_{in}}{I_{in}} = \frac{s^\alpha C_\alpha M_R}{2g_m} \quad \dots (10)$$

It is observed from (10) that it realizes a fractional order meminductor with mem-inductance given as




Fig. 1 — Proposed mem-element mutators' design (a) meminductor emulator; and (b) memcapacitor emulator




Fig. 2 — Fractional capacitor using Valsa's approximation<sup>28</sup>

$M_L^\alpha = \frac{C_\alpha M_R}{2g_m}$ . In (10),  $M_R$  is the memristance of the memristor.

By putting  $s = j\omega$  in (10), the input impedance function can be written as follows.

$$Z_{in} = \frac{V_{in}}{I_{in}} = \frac{\omega^\alpha C_\alpha M_R}{2g_m} e^{\frac{j\alpha\pi}{2}} \quad \dots (11)$$

The analysis of the proposed memcapacitor yields the following input impedance function.

$$Z_{in} = \frac{V_{in}}{I_{in}} = \frac{g_m M_R}{s^\alpha C_\alpha} \quad \dots (12)$$

It is observed from (12) that it realizes a fractional order memcapacitor with mem-capacitance given as  $M_C^\alpha = \frac{C_\alpha}{g_m M_R}$ . By putting  $s = j\omega$  in (12), the input impedance function can be written as follows.

$$Z_{in} = \frac{V_{in}}{I_{in}} = \frac{g_m M_R}{\omega^\alpha C_\alpha} e^{-\frac{j\alpha\pi}{2}} \quad \dots (13)$$

#### 4 Non-ideal Analysis

Thenon-ideal terminal relationships of DXCCTA are described as follows.

$$\begin{bmatrix} I_Y \\ V_{XP} \\ V_{XN} \\ I_{ZP} \\ I_{ZN} \\ I_O \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 \\ \beta_1 & 0 & 0 & 0 & 0 & 0 \\ -\beta_2 & 0 & 0 & 0 & 0 & 0 \\ 0 & \delta_1 & 0 & 0 & 0 & 0 \\ 0 & 0 & \delta_2 & 0 & 0 & 0 \\ 0 & 0 & 0 & -\gamma g_m & \gamma g_m & 0 \end{bmatrix} \begin{bmatrix} V_Y \\ I_{XP} \\ I_{XN} \\ V_{ZP} \\ V_{ZN} \\ V_O \end{bmatrix} \dots (14)$$

In Eq. (14),  $\gamma$  represents the transconductance inaccuracy,  $\beta_1, \beta_2$  represent the non-ideal voltage transfer gain and  $\delta_1, \delta_2$  represents the non-ideal current transfer gain. The routine analysis of proposed meminductor by incorporating the non-idealities yields the following input impedance function.

$$Z_{in} = \frac{V_{in}}{I_{in}} = \frac{s^\alpha C_\alpha M_R}{\delta(\beta_1 + \beta_2)\gamma g_m} \dots (15)$$

The observed mem-inductance from (15) is given as follows.

$$M_L^\alpha = \frac{C_\alpha M_R}{\delta(\beta_1 + \beta_2)\gamma g_m} \dots (16)$$

The analysis of the proposed memcapacitor by incorporating the non-idealities yields the following input impedance function.

$$Z_{in} = \frac{V_{in}}{I_{in}} = \frac{\delta\beta\gamma g_m M_R}{s^\alpha C_\alpha} \dots (17)$$

The observed mem-capacitance from (17) is given as follows.

$$M_C^\alpha = \frac{C_\alpha}{\delta\beta\gamma g_m M_R} \dots (18)$$

It is observed from (16) and (18) that mem-inductance and mem-capacitance are affected by non-idealities of DXCCTA. However, these non-idealities are effective only at very high frequencies and are

unity at lower frequencies, hence their effect could be neglected at lower frequencies.

### 5 Results

The proposed fractional-order mem-element emulators are simulated via PSPICE using 0.18  $\mu\text{m}$  CMOS technology. The CMOS structure of DXCCTA is shown in Fig. 3<sup>22</sup>. The transistors sizes are listed in Table 2. The supply voltages used are  $\pm 1.25\text{ V}$  and bias current  $I_B$  is set to  $90\ \mu\text{A}$ . The memristor circuit<sup>29</sup> is used to test the proposed fractional-order mem-element emulators. The capacitor value used in memristor circuit is set to  $30\ \text{pF}$ . The circuit of mem-inductor is simulated at first. A sinusoidal voltage source of  $80\ \text{mV}$  is applied at the input. A fractional capacitor,  $C_\alpha$  of  $20\ \text{pF}/\text{sec}^{1-\alpha}$  is used in the simulation results. The values of resistors and capacitors involved in the VALSA model of fractional capacitor are given in Table 3. The input flux of mem-inductor is directly proportional to the voltage of capacitor  $C_\alpha$ . Therefore, voltage of capacitor  $C_\alpha$  is used to represent the input flux as flux is not directly measured electric quantity. The transient characteristics of mem-inductor for input current and voltage of capacitor  $C_\alpha$  (which is directly proportional to input flux) at  $500\ \text{kHz}$  frequency are shown in Fig. 4. The pinch hysteresis characteristics

Table 2 — MOS transistors aspect ratios

MOS Transistors	W( $\mu\text{m}$ )/L( $\mu\text{m}$ )
M <sub>1</sub> , M <sub>2</sub>	0.36/0.18
M <sub>3</sub> –M <sub>5</sub> , M <sub>14</sub> , M <sub>15</sub>	0.72/0.18
M <sub>16</sub> –M <sub>18</sub>	1.2/0.18
M <sub>6</sub> –M <sub>13</sub> , M <sub>19</sub> , M <sub>20</sub>	2.4/0.18
M <sub>21</sub> , M <sub>22</sub>	3.6/1.8
M <sub>23</sub> –M <sub>26</sub>	7.2/1.8
M <sub>27</sub> , M <sub>28</sub>	2.4/1.8




Fig. 3 — CMOS structure of DXCCTA

Table 3 — Values of resistors and capacitors used in fractional capacitor  $20 \text{ pF/sec}^{1-\alpha}$

$\alpha$	$R_p$	$R_1$	$R_2$	$R_3$	$R_4$	$R_5$	$C_p$	$C_1$	$C_2$	$C_3$	$C_4$	$C_5$
0.95	408.9M	86.9M	15.2M	2.7M	0.47M	82.2k	8.3p	1.15p	1.05p	0.96p	0.87p	0.8p
0.9	293.7M	69.8M	13.4M	2.6M	0.49M	95.3k	3.42p	1.43p	1.2p	0.99p	0.83p	0.69p




Fig. 4 — Transient responses of mem-inductance emulator at  $f = 500 \text{ kHz}$




Fig. 6 — Pinch hysteresis characteristic of meminductor for different values of  $\alpha$  at  $f = 600 \text{ kHz}$




Fig. 5 — Pinch hysteresis characteristic of meminductor for different values of frequency at  $\alpha = 1$

observed between input current and flux at different frequencies when  $\alpha = 1$  are shown in Fig. 5. The pinch characteristics observed between input current and flux at different values of  $\alpha$  at 600 kHz frequency are shown in Fig. 6. The performance of the proposed mem-inductor emulator is further checked against PVT variations. Fig. 7(a) shows the pinch hysteresis characteristics at different temperatures (0, 25, 50 and 75°C) and Fig. 7(b) shows the pinch hysteresis characteristics at different supply voltages ( $\pm 1.2$ ,  $\pm 1.25$  and  $\pm 1.3 \text{ V}$ ). Monte Carlo simulations are performed for 100 runs for a 5% variation in threshold voltages to check the performance of mem-inductor emulator against process variation. The corresponding MCS results are depicted in Fig. 8 in the form of histogram for variation in input current frequency. The mean value of input current frequency is found 615 kHz (2.5% deviation from theoretical value). The non-volatility of the proposed mem-inductor emulator is tested by applying a voltage pulse with 20 ns pulse width and 100 ns pulse period




Fig. 7 — Pinch hysteresis characteristic of meminductor for different values of (a) temperature; and (b) supply voltages

and 80 mV in amplitude. Figure 9(a) shows the transient responses for incremental mem-inductor emulator. The mem-inductance increases during the ON time of pulse and the last value is retained during the OFF time of pulse. The transient responses of decremental mem-inductor emulator are shown in Fig. 9(b). The mem-inductance decreases during the ON time of pulse and the last value is retained during the OFF time of pulse.

The circuit of mem-capacitance emulator is further simulated. A sinusoidal current source of  $20 \text{ }\mu\text{A}$  is




Fig. 8 — MCS results depicting histogram of input current frequency for variation in threshold voltages




Fig. 10 — Transient responses of mem-capacitance emulator at 500 kHz




Fig. 9 — Transient responses of the proposed emulator for (a) incremental meminductor; and (b) decremental meminductor




Fig. 11 — Pinch hysteresis characteristic of memcapacitor for different values of frequency at  $\alpha = 1$




Fig. 12 — Pinch hysteresis characteristic of memcapacitor for different values of  $\alpha$  at  $f = 540$  kHz

applied at the input. The input charge of mem-capacitor is directly proportional to the voltage of capacitor  $C\alpha$ . The transient characteristics of mem-capacitor for the developed input voltage and voltages of capacitor  $C\alpha$  (which is directly proportional to input charge) at 540 kHz frequency are shown in Fig. 10. The pinch characteristics between input voltage and charge at different frequencies when  $\alpha = 1$  are shown in Fig. 11. The pinch hysteresis characteristics between input voltage and charge (voltages of capacitor  $C\alpha$ ) at different values of  $\alpha$  at 540 kHz frequency are shown in Fig. 12. The non-volatility of the proposed mem-capacitor emulator is tested by applying a current pulse with 50 ns pulse width and 120 ns pulse period and 20  $\mu\text{A}$  in amplitude. Fig. 13 shows the simultaneously obtained




Fig. 13 — Transient responses of the proposed mem-capacitance emulator

transient responses for incremental and decremental mem-capacitor emulator. The mem-capacitance increases and decreases respectively for incremental and decremental mem-capacitor emulator during the ON time of pulse and the last value is retained during the OFF time of pulse.

## 6 Conclusion

The proposed fractional-order mem-element mutators based on DXCCTA offer a promising and efficient solution for emulating meminductors and memcapacitors with fractional-order characteristics. The design utilizes only one DXCCTA, one memristor, and one fractional capacitor, making the circuit both simple and cost-effective. Through PSPICE simulations, using 0.18  $\mu\text{m}$  CMOS technology and  $\pm 1.25$  V supply voltages, the proposed mutator circuits have demonstrated excellent performance in terms of both accuracy and robustness across various conditions with operational frequency up to 800 kHz and a power consumption limited to 2.5 mW. The designed mem-elements exhibit non-volatility and pinch hysteresis characteristics, which are critical for applications in memory-dependent systems. Overall, the DXCCTA-based mem-element mutators offer a highly effective, practical, and versatile solution for simulating fractional-order behaviors in modern electronic circuits. Their performance in both theoretical and simulation tests paves the way for future applications in advanced control systems, signal processing, and neuromorphic computing, where such memory-dependent and non-linear characteristics are essential.

## References

- 1 Bhardwaj K & Srivastava M, *Circuits Syst Signal Process*, 41 (2022) 5933.
- 2 Bhardwaj K & Srivastava M, *Analog Integr Circuits Signal Process*, 110 (2022) 409.
- 3 Bhardwaj K, Kumar A & Srivastava M, *Analog Integr Circuits Signal Process*, 114 (2023) 175.
- 4 Petrović P B, *Electron*, 11 (2022) 3957.
- 5 Bhardwaj K & Srivastava M, *Circuits Systems Signal Process*, 41 (2022) 2429.
- 6 Bhardwaj K & Srivastava M, *Microelectron J*, 114 (2021) 105126.
- 7 Raj N, Ranjan R K, Khateb F & Kumngern M, *IEEE Access*, 9 (2021) 69860.
- 8 Gupta A, Rai S K & Gupta M, *Wireless Personal Comm*, 131 (2023) 2675.
- 9 Khalil N A, Said L A, Radwan A G & Soliman A M, *Microelectron J*, 90 (2019) 211.
- 10 Taşkıran Z G, Sağbaş M, Ayten U E & Sedef H, *AEU-Int J Electron Comm*, 119 (2020)153180.
- 11 Konal M & Kacar F, *Electon Electric Eng*, 30 (2024) 13.
- 12 Yu D, Liang Y, Iu H H & Chua LO, *IEEE Trans Circuits Syst II: Express Briefs*, 61(2014) 758.
- 13 Yu D, Zhao X, Sun T, Iu H H & Fernando T, *IEEE Trans Circuits Syst II: Express Briefs*, 67 (2019) 1334.
- 14 Rai S K & Aggarwal B, *Ind J Pure & Appl Phys*, 63 (2025) 371.
- 15 Goel A, Rai S K & Aggarwal B, *Wireless Personal Comm*, 131(2023)2501.
- 16 Oresanya B O, Si G, Xu X, Gong J & Guo Z, *Int J Circuit Theory Appl*, 51 (2023) 5050.
- 17 Rai S K, Aggarwal B & Das R, A Fractional-order Meminductor Emulator with Applications in Chaotic Oscillator, *Sci Iran*, 2024.
- 18 Khalil N A, Fouda M E, Said L A, Radwan A G & Soliman A M, *In IEEE Novel intelligent and leading emerging sciences conference (NILES)*1 (2019) 67-70.
- 19 Khalil N A, Said L A & Radwan A G, *Chaos Solitons Fractals*, 138 (2020) 109882.
- 20 Abdelouahab M S, Lozi R & Chua L, *Int J Bifurcation Chaos*, 24 (2014) 1430023.
- 21 Chaturvedi B & Kumar A, *In IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES)* (2016) 1-6.
- 22 Kumar A & Chaturvedi B, *Circuits Syst Signal Process*, 37 (2018) 2250.
- 23 Kumar A, Chaturvedi B & Jagga S, *J Circuits Syst Comp*, 33 (2024) 2450159.
- 24 Chaturvedi B & Kumar A, *AEU-Int J Electron Comm*, 89 (2018) 136.
- 25 Kumar A & Chaturvedi B, *In IEEE Int Conference on Signal Processing and Communication (ICSC)* (2016) 229-232.
- 26 Chaturvedi B & Kumar A, *AEU-Int J Electron Comm*, 104 (2019) 147.
- 27 Chaturvedi B & Kumar A, *AEU-Int J Electron Comm*, 84 (2018) 206.
- 28 Valsa J, Dvorak P & Friedl M, *Radioeng*, 20 (2011) 619.
- 29 Kumar A & Chaturvedi B, *Electron*, 13 (2024) 3331.